


**Not Recommended for New Designs**  
**PROGRAMMABLE LOW-VOLTAGE 1:10 LVDS CLOCK DRIVER**

**FEATURES**

- Low-Output Skew <30 ps (Typical) for Clock-Distribution Applications
- Distributes One Differential Clock Input to 10 LVDS Differential Clock Outputs
- $V_{CC}$  range 2.5 V  $\pm$ 5%
- Typical Signaling Rate Capability of Up to 1.1 GHz
- Configurable Register (SI/CK) Individually Enables Disables Outputs, Selectable  $\overline{CLK0}$ ,  $\overline{CLK1}$  or  $\overline{CLK1}$  Inputs
- Full Rail-to-Rail Common-Mode Input Range
- Receiver Input Threshold  $\pm$ 100 mV
- Available in 32-Pin LQFP Package
- Fail-Safe I/O-Pins for  $V_{DD} = 0$  V (Power Down)



**DESCRIPTION**

The CDCLVD110 clock driver distributes one pair of differential LVDS clock inputs (either CLK0 or CLK1) to 10 pairs of differential clock outputs (Q0, Q9) with minimum skew for clock distribution. The CDCLVD110 is specifically designed for driving 50- $\Omega$  transmission lines.

When the control enable is high (EN = 1), the 10 differential outputs are programmable in that each output can be individually enabled/disabled (3-stated) according to the first 10 bits loaded into the shift register. Once the shift register is loaded, the last bit selects either CLK0 or CLK1 as the clock input. However, when EN = 0, the outputs are not programmable and all outputs are enabled.


The CDCLVD110 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**Not Recommended for New Designs. Use CDCLVD110A as a Replacement.**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

FUNCTIONAL BLOCK DIAGRAM



**TERMINAL FUNCTIONS**

TERMINAL		I/O	DESCRIPTION
NAME	NO.		
CK	1	I	Control register input clock, features a 120-kΩ pullup resistor
SI	2	I	Control register serial input/CLK Select, features a 120-kΩ pulldown resistor
CLK0	3	I	True differential input, LVDS
$\overline{\text{CLK0}}$	4	I	Complementary differential input, LVDS
V <sub>BB</sub>	5	O	Reference voltage output
CLK1	6	I	True differential input, LVDS
$\overline{\text{CLK1}}$	7	I	Complementary differential input, LVDS
EN	8	I	Control enable (for programmability), features a 120-kΩ pulldown resistor, input
V <sub>SS</sub>	9, 25		Device ground
V <sub>DD</sub>	16, 32		Supply voltage
Q [9:0]	11, 13, 15, 18, 20, 22, 24, 27, 29, 31	O	Clock outputs, these outputs provide low-skew copies of CLKIN
$\overline{\text{Q}}[9:0]$	10, 12, 14, 17, 19, 21, 23, 26, 28, 30	O	Complementary clock outputs, these outputs provide low-skew copies of CLKIN

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

	VALUE	UNIT
V <sub>DD</sub> Supply voltage	–0.3 to 2.8	V
V <sub>I</sub> Input voltage	–0.2 to (V <sub>DD</sub> + 0.2)	V
V <sub>O</sub> V <sub>I</sub> Output voltage	–0.2 to (V <sub>DD</sub> + 0.2)	V
Q <sub>n</sub> , $\overline{\text{Q}}_n$ , I <sub>OSD</sub> Driver short circuit current	Continuous	
Electrostatic discharge (HBM 1.5 kΩ, 100 pF), ESD	>2000	V

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS**

	MIN	NOM	MAX	UNIT
V <sub>DD</sub> Supply voltage	2.375	2.5	2.625	V
V <sub>IC</sub> Receiver common-mode input voltage	0.5 V <sub>ID</sub>		V <sub>DD</sub> – 0.5 V <sub>ID</sub>	V
T <sub>A</sub> Operating free-air temperature	–40		85	°C

**ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>DRIVER</b>					
V <sub>OD</sub>   Differential output voltage	R <sub>L</sub> = 100Ω	250	450	600	mV
ΔV <sub>OD</sub> V <sub>OD</sub> magnitude change				50	mV
V <sub>OS</sub> Offset voltage	–40°C to 85°C	0.95	1.2	1.45	V
ΔV <sub>OS</sub> V <sub>OS</sub> magnitude change				350	mV
I <sub>OS</sub> Output short circuit current	V <sub>O</sub> = 0 V  V <sub>OD</sub>   = 0 V			–20 20	mA
V <sub>BB</sub> Reference output voltage	V <sub>DD</sub> = 2.5 V, I <sub>BB</sub> = –100 μA	1.15	1.25	1.35	V
C <sub>O</sub> Output capacitance	V <sub>O</sub> = V <sub>DD</sub> or GND		3		pF

**ELECTRICAL CHARACTERISTICS (continued)**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>RECEIVER</b>						
$V_{IDH}$	Input threshold high				100	mV
$V_{IDL}$	Input threshold low		-100			mV
$ V_{ID} $	Input differential voltage		200			mV
$I_{IH}$	Input current, CLK0/ $\overline{\text{CLK0}}$ , CLK1/ $\overline{\text{CLK1}}$	$V_I = V_{DD}$	-5		5	$\mu\text{A}$
$I_{IL}$		$V_I = 0\text{ V}$				
$C_I$	Input capacitance	$V_I = V_{DD}$ or GND		3		pF
<b>SUPPLY CURRENT</b>						
$I_{DD}$	Supply current	Full loaded	All outputs enabled and loaded, $R_L = 100\ \Omega$ , $f = 0\text{ Hz}$		130	mA
		No load	Outputs enabled, no output load, $f = 0\text{ Hz}$		35	
$I_{DDZ}$	3-State	All outputs 3-state by control logic, $f = 0\text{ Hz}$		35		

**JITTER CHARACTERISTICS**characterized with CDCLVD110 performance EVM,  $V_{DD} = 3.3\text{ V}$ , OUTPUTS NOT UNDER TEST are terminated to  $50\ \Omega$ 

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{\text{jitterLVDS}}$	Additive phase jitter from input to LVDS output Q3 and $\overline{\text{Q3}}$	12 kHz to 5 MHz, $f_{\text{out}} = 30.72\text{ MHz}$		650		fs rms
		12 kHz to 20 MHz, $f_{\text{out}} = 125\text{ MHz}$		299		

**LVDS — SWITCHING CHARACTERISTICS**over recommended operating free-air temperature range,  $V_{DD} = 2.5\text{ V} \pm 5\%$ 

PARAMETER		FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay low-to-high	CLK0, $\overline{\text{CLK0}}$ CLK1, $\overline{\text{CLK1}}$	$Q_n, \overline{Q_n}$		2	3	ns
$t_{PHL}$	Propagation delay high-to-low	CLK0, $\overline{\text{CLK0}}$ CLK1, $\overline{\text{CLK1}}$	$Q_n, \overline{Q_n}$		2	3	ns
$t_{\text{duty}}$	Duty cycle	CLK0, $\overline{\text{CLK0}}$ CLK1, $\overline{\text{CLK1}}$	$Q_n, \overline{Q_n}$	45%		55%	
$t_{\text{sk(o)}}$	Output skew		Any $Q_n, \overline{Q_n}$		30		ps
$t_{\text{sk(p)}}$	Pulse skew		Any $Q_n, \overline{Q_n}$			50	ps
$t_{\text{sk(pp)}}$	Part-to-part skew		Any $Q_n, \overline{Q_n}$			600	ps
$t_r$	Output rise time, 20% to 80%, $R_L = 100\ \Omega$ , $C_L = 5\text{ pF}$		Any $Q_n, \overline{Q_n}$			350	ps
$t_f$	Output fall time, 20% to 80%, $R_L = 100\ \Omega$ , $C_L = 5\text{ pF}$		Any $Q_n, \overline{Q_n}$			350	ps
$f_{\text{clk}}$	Max input frequency	CLK0, $\overline{\text{CLK0}}$ CLK1, $\overline{\text{CLK1}}$	Any $Q_n, \overline{Q_n}$	900	1100		MHz

**CONTROL REGISTER CHARACTERISTICS**over recommended operating free-air temperature range,  $V_{DD} = 2.5\text{ V} \pm 5\%$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{\text{MAX}}$	Maximum frequency of shift register		100	150		MHz
$t_{\text{su}}$	Setup time, clock to SI				2	ns
$t_{\text{h}}$	Hold time, clock to SI				1.5	ns
$t_{\text{removal}}$	Removal time, enable to clock				1.5	ns
$t_w$	Clock pulse width, minimum		3			ns
$V_{IH}$	Logic input high	$V_{DD} = 2.5\text{ V}$	2			V
$V_{IL}$	Logic input low	$V_{DD} = 2.5\text{ V}$			0.8	V

## CONTROL REGISTER CHARACTERISTICS (continued)

over recommended operating free-air temperature range,  $V_{DD} = 2.5\text{ V} \pm 5\%$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{IH}$	Input current, CK pin	$V_I = V_{DD}$	-5		5	$\mu\text{A}$
	Input current, SI and EN pins		10		-30	
$I_{IL}$	Input current, CK pin	$V_I = \text{GND}$	-10		30	$\mu\text{A}$
	Input current, SI and EN pins		-5		5	

## SPECIFICATION OF CONTROL REGISTER

The CDCLVD110 is provided with an 11-bit, serial-in shift register and an 11-bit control register. The control Register enables/disables each output clock and selects either CLK0 or CLK1 as the input clock. The CDCLVD110 has two modes of operation:

### Programmable Mode (EN=1)

The shift register utilizes a serial input (SI) and a clock input (CK). Once the shift register is loaded with 11 clock pulses, the twelfth clock pulse loads the control register. The first bit (bit 0) on SI enables the Q9,  $\overline{Q9}$  output pair, and the tenth bit (bit 9) enables the Q0,  $\overline{Q0}$  pair. The eleventh bit (bit 10) on SI selects either CLK0 or CLK1 as the input clock; a bit value of 0 selects CLK0, whereas a bit value of 1 selects CLK1. To restart the control register configuration, a reset of the state machine must be done with a clock pulse on CK (shift register clock input) and EN set to low. The control register can be configured only once after each reset.

### Standard Mode (EN=0)

In this mode, the CDCLVD110 is not programmable and all the clock outputs are enabled. The clock input (CLK0 or CLK1) is selected with the SI pin, as is shown in the table entitled control register.

STATE-MACHINE INPUTS			OUTPUT
EN	SI	CK	
L	L	X	All outputs enabled, CLK0 selected, control register disabled, default state
L	H	X	All outputs enabled, CLK1 selected, control register disabled
H	L	$\uparrow$	First stage stores L, other stage stores data of previous stage
H	H		First stage stores H, other stage stores data of previous stage
L	X		Reset of state machine, shift and control registers

CONTROL REGISTER		
BIT 10	BITS [0-9]	$Q_N[0-9]$
L	H	CLK0
H	H	CLK1
X	L	Outputs disabled

SERIAL INPUT (SI) SEQUENCE										
BIT 10	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
CLK_SEL	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7	Q8	Q9

TRUTH TABLE FOR CONTROL LOGIC									
CK	EN	SI	CLK0	$\overline{\text{CLK0}}$	CLK1	$\overline{\text{CLK1}}$	Q(0-9)	$\overline{\text{Q(0-9)}}$	
L	L	L	L	H	X	X	L	H	
L	L	L	H	L	X	X	H	L	
L	L	L	Open	Open	X	X	L	H	
L	L	H	X	X	L	H	L	H	
L	L	H	X	X	H	L	H	L	
L	L	H	X	X	Open	Open	L	H	
All outputs enabled			X = Don't care						

## APPLICATION INFORMATION

### Fall-Safe Information

For  $V_{DD} = 0$  V (power-down mode) the CDCLVD110 has fail-safe input and output pins. In power-on mode, fail-safe biasing at input pins can be accomplished with a 10-k $\Omega$  pullup resistor from CLK0/CLK1 to VDD and a 10-k $\Omega$  pulldown resistor from  $\overline{\text{CLK0/CLK1}}$  to GND.


### LVDS Receiver Input Termination

The LVDS receiver inputs need to have 100- $\Omega$  termination resistors placed as close as possible across the input pins.

### Control Inputs Termination

No external termination is required. The CK control input has an internal 120-k $\Omega$  pullup resistor while SI- and EN-control inputs each have an internal 120-k $\Omega$  pulldown resistor. If the control pins are left open per the default, all outputs are enabled, CLK0,  $\overline{\text{CLK0}}$  is selected, and the control register is disabled.

**PARAMETER MEASUREMENT INFORMATION**



- A. Output skew,  $t_{sk(o)}$ , is calculated as the greater of:
  - The difference between the fastest and the slowest  $t_{PLHn}$  ( $n = 1, 2, \dots, 10$ )
  - The difference between the fastest and the slowest  $t_{PHLn}$  ( $n = 1, 2, \dots, 10$ )
- B. Part-to-part skew,  $t_{sk(pp)}$ , is calculated as the greater of:
  - The difference between the fastest and the slowest  $t_{PLHn}$  ( $n = 1, 2, \dots, 10$ ) across multiple devices
  - The difference between the fastest and the slowest  $t_{PHLn}$  ( $n = 1, 2, \dots, 10$ ) across multiple devices
- C. Pulse skew,  $t_{sk(p)}$ , is calculated as the magnitude of the absolute time difference between the high-to-low ( $t_{PHL}$ ) and the low-to-high ( $t_{PLH}$ ) propagation delays when a single switching input causes one or more outputs to switch,  $t_{sk(p)} = |t_{PHL} - t_{PLH}|$ . Pulse skew is sometimes referred to as pulse width distortion or duty cycle skew.

**Figure 1. Waveforms for Calculation of  $t_{sk(o)}$  and  $t_{sk(pp)}$**

PARAMETER MEASUREMENT INFORMATION (continued)




Figure 2. Test Criteria for  $f_{clk}$ , Duty Cycle,  $t_r$ ,  $t_f$ ,  $V_{OD}$



**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CDCLVD110VF	NRND	LQFP	VF	32	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCLVD110	
CDCLVD110VFR	NRND	LQFP	VF	32	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCLVD110	
CDCLVD110VFRG4	NRND	LQFP	VF	32	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCLVD110	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCLVD110VFR	LQFP	VF	32	1000	330.0	16.4	9.6	9.6	1.9	12.0	16.0	Q2

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCLVD110VFR	LQFP	VF	32	1000	341.0	159.0	123.5

**TRAY**


Chamfer on Tray corner indicates Pin 1 orientation of packed units.

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (µm)	P1 (mm)	CL (mm)	CW (mm)
CDCLVD110VF	VF	LQFP	32	250	10 x 25	150	315	135.9	7620	12.2	11.1	11.25




# PACKAGE OUTLINE

## VF0032A

### LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



4219769/A 04/2019

#### NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs.
4. Reference JEDEC registration MS-026.

# EXAMPLE BOARD LAYOUT


VF0032A

LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



4219769/A 04/2019

NOTES: (continued)


- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

VF0032A

LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



SOLDER PASTE EXAMPLE  
SCALE:8X

4219769/A 04/2019

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2022, Texas Instruments Incorporated